[Fig. 1]

13: High-frequency amplifier

14: Frequency converter

15: Local oscillator

17: Detection circuit

18: Digital multiplier

19: Digital LPF

20: Digital divider

21: Register circuit

22: Digital multiplier (shift register)

26: Controller (CPU)

23: Digital comparator

24: Selector circuit

A: AGC circuit

B: Noise clamping circuit (NCC)

[Fig. 2]

A: In this case, decimal '100' is shifted by a single bit to output decimal '200'

202-293-7060

[Fig. 3]


- 2: High-frequency amplifier
- 3: Frequency converter
- 4: Local oscillator
- 6: Gain control intermediate frequency amplifier
- 7: Noise clamping circuit
- 8: Detection circuit
- A: Output

整理哲号-54P0727

提出日 平成12年 7月 7日 特願2000-206696 - 頁: 1/ 3

(音氣名) 図面

-(図1)-



CA)

5-13-2-2-3-3-3-3-3-3-3-


OHASHI A RECEIVER Filed: July 9, 2001 Darryl Mexic

Q65193

202-293-7060

 造理音号 = 5 4 P 0 7 2 7
 有額2000-208696
 一頁: 2/ 3

- (翌2)-



(10進数の「100」を1ビットシフトして (10進数の「200」を出力する場合の例 (5)

Fig 2


pulle granning

Darryl Mexic 3 of 3

——提出日 平成 1 2 年 − 7 月 − 7 E 特顧2000 206696 — — 頁: - 3/ 3

- (図3]

TYGULLS OFUSEL



N. O.